This paper reports on an in-depth evaluation of the performance portability frameworks Kokkos and RAJA with respect to their suitability for the implementation of complex particle-in-cell (PIC) simulation codes, extending previous studies based on codes from other domains. At the example of a particle-in-cell model, we implemented the hotspot of the code in C++ and parallelized it using OpenMP, OpenACC, CUDA, Kokkos, and RAJA, targeting multi-core (CPU) and graphics (GPU) processors. Both, Kokkos and RAJA appear mature, are usable for complex codes, and keep their promise to provide performance portability across different architectures. Comparing the obtainable performance on state-of-the art hardware, but also considering aspects such as code complexity, feature availability, and overall productivity, we finally draw the conclusion that the Kokkos framework would be suited best to tackle the massively parallel implementation of the full PIC model.
Introduction
Modern high-performance computing (HPC) systems are getting increasingly complex, in particular concerning the hardware architecture of the clusters' nodes. This trend is reflected in the development of the "Top 500" ranking of the fastest supercomputers [1] , where a growing fraction of HPC systems deploys various types of accelerators or coprocessors, in addition to the prevailing multi-core CPUs. As of November 2018, such accelerated systems contribute a total (peak-performance weighted) share of about 40% within the Top 500 [1] list, with more than two dozens of different types of accelerators (GPUs in the majority of systems). For an individual HPC system, in particular at the high end of the list, GPUs contribute a large fraction of the nominal peak performance.
While for handling inter-node communication the Message Passing Interface (MPI [2] ) remains unchallenged as the programming model which has proven stable, reliable, portable, and well supported over more than 25 years, a de-facto standard for programming heterogeneous compute nodes has yet to emerge. The situation is quite adequately described by the term "MPI + X" which has been around for a number of years [3] , but today, the "X" still represents a variety of node-level programming paradigms which are mostly specific for a certain type of hardware, or even vendor.
With OpenMP [4] , OpenACC [5] , and OpenCL [6] , to name the most relevant and widespread ones, there is a set of language extensions to C and Fortran available that-at least partly-offer portable programming across various types of compute nodes: OpenMP [4] has been very successful for programming multi-core CPUs, and most recent specifications target also accelerators. However, there is currently only very limited compiler support for accelerators, and some of the semantics differ between CPUs and accelerators.
Conceptually similar to OpenMP, OpenACC [5] was designed as a high-level, directive-based approach to GPU programming and has been quite successful, in particular as an alternative to CUDA, but also supporting multi-core processors. In practice, however, there is only limited compiler support for OpenACC (proprietary compilers by PGI and CRAY, and experimental support in GCC). For complex application codes, both, the
Related work
To our knowledge, there exist only few comparisons of Kokkos, RAJA, and other parallel frameworks at the level of a complex HPC application.
Martineau et al. did a comparison of Kokkos, RAJA, OpenACC, OpenMP 4.0, CUDA, and OpenCL based on the Tealeaf application, a miniapp solving the heat conduction equation using finite differences [15, 16] . The authors report a 5% to 30% performance penalty for Kokkos and RAJA compared to architecture-specific implementations.
Sunderland et al. report on the Kokkos refactoring of the large legacy code base Uintah, used to model turbulent combustion [17] . In their case, the introduction of Kokkos views and proper memory layouts even increased the performance of specific kernels thanks to more efficient memory accesses and vectorization.
More recently, Demeshko et al. report specifically on a Kokkos port of parts of the complex finite element framework Albany in great detail [10] . They focus on the refactoring process, and present performance comparisons on the target platforms CPU, GPU, and KNL, though a baseline defined by the original code's performance before the porting is lacking.
Methodology
We consider a complex HPC application from the plasma physics domain, based on a numerical model which solves the Vlasov-Maxwell system of equations using a Particle-In-Cell (PIC) method [18] . The fact that a fullscale implementation of the code has yet to be developed and optimized for state-of-the-art HPC systems, which is a multi person-year effort, served as the main motivation for the pilot-study and assessment of portability frameworks presented here.
As a baseline implementation, we extracted a generic part from the original FORTRAN implementation taken from SeLaLib [19] and rewrote it in C++. Starting out from this code, six different parallel versions were developed, namely, using plain OpenMP directives, plain OpenACC directives, plain CUDA, Kokkos, hybrid OpenMP/Kokkos, and RAJA. The baseline version and the six parallel versions, targeting multi-core and graphics processors, were extensively benchmarked, and are compared with respect to their performance. In addition, we address soft factors such as the programmers' productivity, the code complexity, and the overall experience.
Since the fundamental computational kernels of the PIC method are somewhat complementary to the patterns encountered in finite-element methods or mesh-based domain-decomposition schemes that were targeted in the aforementioned studies, our assessment may serve as another major building block for judging the relevance of portability frameworks for HPC application development as a whole.
Numerical model
The particle-in-cell method solves a hyperbolic conservation law by representing a distribution function by macro-particles that evolve in a Lagrangian frame along the characteristic equations accociated with the conservation law. These macro-particles are represented by their position in phase space and a weight. Often the particle description is coupled to a field description of some moments of the distribution function. We study the solution of the Vlasov-Maxwell equations in six-dimensional phase space. The Vlasov equation models the evolution of a species s of a plasma in its self-consistent and external electromagnetic fields
where f denotes the distribution function, E the electric, and B the magnetic field, and q s and m s the charge and mass of the particles, respectively. The self-consistent fields can be computed from Maxwell's equations
where ρ and j denote the charge and current density, respectively, which are defined as velocity moments of the distribution functions,
Particle methods represent the distribution function f s by a large number of macroparticles that are defined by their position (x p , v p ) in six-dimensional phase space and a (constant) weight, and evolve over time. The fields are represented on a grid by some discretization method.
In our case study, we follow the geometric electromagnetic particle-in-cell (GEMPIC) scheme as proposed in [18] where the fields are represented by conforming spline finite elements as proposed in [20] . The common parallel structure of the particle-in-cell method are particle loops which are embarrassingly parallel but assemble and evaluate grid-based quantities that are shared between several processes and thus require a reduction step (and the solution of the field equations) following the particle loop. Our implementation focuses of a subset of equations, namely a particle loop that identifies the position of the particle in the grid, evaluates the magnetic field at the particle position, updates x 1,p and v 2,p , v 3,p , and accumulates the first component of the current density. The particle loop is then followed by a reduction of the current density. Appendix A gives a more detailed description of the implemented method. Moreover, we refer to [18] where this subset of instructions is presented as the operator H p1 .
Although the study uses a particular operator stemming from the GEMPIC discretization, we believe that the findings are general enough to apply to other types of particle-in-cell schemes. Note that we focus in the present work only on shared-memory parallelization with a simple data structure storing particle position, velocity, and weight in an array-of-structures data type. Including advanced data types that enable vectorization and efficient data access (cf. e.g. Ref. [21] ) and adapting them to the special requirement of the current-deposition loop as it appears in the GEMPIC equations is a different topic which we do not address in this work.
Performance Portability Frameworks
The aim of performance portability frameworks like Kokkos and RAJA is to enable scientific programmers to write generic parallel code that can be compiled and run on several parallel architectures while minimizing or even eliminating the need to implement architecture-specific code. At the same time, nearly the same computational performance as obtained from an architecture-specific implementation is supposed to be achieved. Thus, the application programmer has to take care of only a single code version and is shielded from technical details of different target architectures. Moreover, the code is expected to run at high performance also on future HPC hardware, provided that the chosen performance-portability framework is properly maintained.
To point out the concepts, similarities, and differences of Kokkos and RAJA, we present a recap of both frameworks, partly based on code from our implementations of the numerical model. For direct comparison of the source code from the different programming models we have included a color-coded listing in appendix B. These code excerpts transport the essential ideas behind Kokkos and RAJA. We used Kokkos version 2.7.00 and RAJA version 0.6.0 during development work. For further details on the abstractions and the programming models, we refer the reader to the official documentation of Kokkos [22] and RAJA [23] .
In the following sections, we will briefly address the role of the individual building blocks for the implementation of our model code. The key feature of both Kokkos and RAJA is to offer abstractions for the memory (organized in so-called views) and the parallel operations. Kokkos defines the following six fundamental abstractions:
1. execution spaces specify on which processor to execute, 2. execution patterns specify the parallel operation (i.e. for, reduction, scan, task), 3. execution policies specify how to execute the pattern, 4. memory spaces specify where to allocate memory and store data, 5. memory layouts control the mapping of indices to physical memory, 6. memory traits specify how to access the memory.
RAJA supports various types of parallel operations, such as loops (for), reductions, atomics (handled by the data structure in Kokkos), and scans, and defines a policy for each of them specifying both where and how the parallel operation is executed. The memory abstraction is through views that wrap the pointer to the actual memory and enable processing of the data independent of its index organization that is defined by the concept of layouts. Note that Kokkos automatically allocates the memory according to the memory space while RAJA requires the user to explicitly define the memory layout for each case. These abstractions enable the implementation of parallel code as outlined in the following.
Array types and memory management
Kokkos and RAJA both offer multidimensional array primitives called views. These views allow for an abstraction of the storage layout from the data which, most importantly, relieves the programmer from architecturespecific optimization work. For example, on cache-based architectures such as CPUs, it is of advantage to access memory linearly (i.e. multiple consecutive elements from each thread) whereas on GPUs it typically performs better to access memory in a coalesced fashion (i.e. one element only per lightweight thread). Using the view abstraction, the optimal layout and padding can be chosen automatically and individually for each architecture (execution space).
In both frameworks, a view contains only metadata which is stored in host memory, plus a pointer to the actual data that can be located on the host or on the device. Kokkos allocates memory together with views, whereas RAJA does not allocate memory. To be able to, e.g., define an array independent of its location, Kokkos implements the so called HostMirror type. This special view transparently guarantees data access to device memory from the host. In our code, the names of such views contain the keyword host. With RAJA, managing host and device memory allocation and transfers is the responsibility of the user, similarly to the CUDA heterogeneous programming model.
In the codes presented in the appendix, Kokkos views are used, e.g., in the lines 101-104 of the listing B, this->view j dofs local = Kokkos::View<double*>("view j dofs local", this->part mesh coupling.view n dofs host(0)); 
Parallel patterns
Kokkos and RAJA both implement data parallel operations (for, reduce, scan), and Kokkos in addition also a task parallel operation (task). These parallel operations are called patterns in the case of Kokkos, whereas RAJA subsumes them under the term policy, see section 2.3 below, however the concepts are the same. The calls to parallel code can be done via lambda functions in both frameworks. With Kokkos, a functor can be used alternatively to wrap parallel code. The inputs of the lambda function or the functor have to match the expected input parameters of the execution pattern and policy. This prohibits the use of arguments to pass data, therefore lambda functions seem easier to work with on a small scale. To get access to the data, functors require all the data as class members.
According to our experience, functors are often easier to test and somewhat more readable, especially for source codes with many lines. However, plain functors seem to pose a problem when multiple parallel functions to be accessed via the same functor need to be implemented. To address this, Kokkos uses an Execution Tag. The tag is passed as a template parameter to the execution policy, which will then feed it to the operator(), making the specialization to call a certain internal function a compile-time decision. An execution tag is used at line 176 of Listing B:
176 auto policy = Kokkos::TeamPolicy<pic routine, ExecSpace>
The first template parameter, pic routine, is the tag that will define which operator() to use. The second parameter is the execution space defining, at compile time, the information on where to execute the code. At the time of writing and for both the frameworks, the reduction loop supported on both CPU and GPU only covered scalar reductions. Vector reduction is a crucial feature for the implementation of a PIC method such as the one considered by us in the present paper. While RAJA does not provide a "ready-to-use" solution for vector reduction, Kokkos provides it by the use of a scatter view. The scatter view deals with the allocation of per-thread memory for thread-safe access to the vector, see the example below taken from the lines 316, 445 of the listing B. For completeness we have added a call to the contribute function which performs the reduction:
445
ViewScatterAccessType scatter access = scatter view.access(); 367 scatter access(index1d) += view j1d(i) * splinejk;
Kokkos::Experimental::contribute(hamiltonian splitting.view j dofs local, scatter view);
For RAJA, we have implemented our own vector reduction by using a different view for each particle's partial result, and summing the partial results at the end. See the example below adapted from lines 200, 447 and 214 of the listing B. 
Execution policies
To specify how a parallel pattern is executed, Kokkos knows two types of execution policies, the RangePolicy and the TeamPolicy. The range policy simply defines a range of indices on which a function will be called. No assumption can be made about the order of the concurrent execution, and it is not allowed to synchronize the threads. The team policy adds additional features on top of the range policy. It enables hierarchical parallelism and scratch memory. The scratch memory is a very important feature for the present PIC application, as each thread needs private variables to compute updated particle positions, velocities, etc. At line 176 of Listing B, a TeamPolicy, with shared size bytes per-thread of scratch memory is declared. These segments can further be combined into lists of segments for more complex access patterns. However, this advanced index management feature is not necessary for our PIC model and has not been tested in this study.
In the following we turn towards a review of the different frameworks, based on our experience from implementing the PIC algorithm.
3 Usability review
Implementation overview and methodology
In order to compare Kokkos and RAJA with OpenACC and the architecture-specific programming models, we developed multiple versions of the PIC operator.
C++ A standalone C++ reference implementation of the PIC routine was written first. This code includes input/output and driver functions to run, time, and verify the computation, and serves as the starting point for the other codes below.
OpenMP Starting from the C++ code, we implemented a thread-parallel version for the CPU using plain OpenMP. Results from this code define the baseline to compare to the Kokkos-CPU and RAJA-CPU codes, see below.
Kokkos Next, the parallel loops from the OpenMP code were refactored using Kokkos and were verified to produce correct results on CPUs and GPUs. In the following, we refer to this version as Kokkos-CPU when run on the CPU with the Kokkos-OpenMP back end, and as Kokkos-GPU when run on the GPU with the Kokkos-CUDA back end, respectively.
OpenMP/Kokkos Related to the pure Kokkos implementation, we developed a hybrid code version which uses OpenMP directives in combination with Kokkos views, with the motivation to identify the overhead of the pure Kokkos implementation. Moreover, such hybrid codes naturally emerge during code refactoring work.
RAJA A parallel implementation was developed using RAJA, and verified on CPUs and GPUs. In the following, we refer to this version as RAJA-CPU when run on the CPU with the RAJA-OpenMP back end, and as RAJA-GPU when run on the GPU with the RAJA-CUDA back end, respectively.
CUDA To define a baseline for Kokkos' and RAJA's GPU performance, a plain CUDA version was implemented.
OpenACC To complement this comparison, a plain OpenACC version was implemented, which runs on the CPU and on the GPU.
To compile all but the last code we used GCC 6.3 and CUDA 9.1 with appropriate library and compiler flags to optimize for the specific hardware. In particular, the flags -O3 -march=native -fopenmp were passed to gcc, and, e.g., the flags -O3 -arch=sm 70 were passed to nvcc with the -arch flag matching the actual GPU architecture, NVIDIA Volta in this example. For Kokkos, e.g., the macro KOKKOS ARCH="SKX,Volta70" was specified in addition to specify the target platforms, here Intel Skylake CPU and NVIDIA Volta GPU. To compile the OpenACC code we used PGI 19 with the -fast -acc optimization flags and the respective target specialization flags for the CPU (-ta=multicore) and GPU (e.g., -ta=tesla:cc70).
In the following, we discuss the implementation experience with Kokkos and RAJA individually and address soft factors such as code complexity and productivity, before we turn towards performance benchmarks in section 4.
Kokkos implementation
To perform a refactoring of existing sequential C++ code into parallel Kokkos code, essentially a two-step process is necessary in the most simple case: First, replace legacy C-style array allocations or, similarly, higherlevel data structures such as std::vector with Kokkos::View types, and, second, replace for loops with parallel for and move the loop bodies into functors or lambda functions.
As mentioned previously, Kokkos execution patterns offer two possibilities to run user code in parallel. For the present work, the functor approach was preferred to the lambda functions, allowing for easy testing and leading to well-readable code.
As a feature of convenience and robustness, Kokkos provides a default execution space that will consider architectures in the order CUDA, OpenMP, pthreads, and serial, if available. This default execution space makes it optional to the programmer to specify the architecture onto which the code is going to be deployed. Complex implementations can of course have parallel sections specified to use distinct execution spaces.
Vector reductions are a crucial feature for our application. The Kokkos reference only covers scalar reductions in the documentation * , examples, and test files. However, Kokkos provides a ScatterView class under the experimental namespace that can be used to implement vector reductions. It has a slightly different behavior on the CPU and the GPU: On the CPU, the ScatterView class will duplicate its View internally per thread. After the parallel section, the contribute function has to be called explicitly to compute the reduction from all the internal Views. On the GPU, the ScatterView does not duplicate its View, hence, value updates from concurrent threads need to be performed atomically. On present GPU hardware, the atomic add operation is efficiently implemented [24] , which makes it a good choice to perform a reduction instead of using variable duplication. The ScatterView class expects a template parameter to request to use the duplication or the atomic access, but there is no default setting. Hence, we specified different template settings for CPU and GPU using a preprocessor macro. In case of the Kokkos framework, this was the only time two versions of a code section (though 2 lines only) had to be implemented.
Lastly, we need some scratch memory for each thread. For the Kokkos implementation, this is simply achieved by declaring all the needed variables inside the parallel section, such that allocation is done per thread. The total size of the scratch memory inside a parallel loop needs to be known before the parallel dispatch is launched, similarly to CUDA shared memory. Different memory levels with different size caps, corresponding to L1 and L2 cache sizes, can be accessed on the CPU, and similarly for shared memory on the GPU. * https://github.com/kokkos/kokkos/wiki/Custom-Reductions:-Build-In-Reducers, accessed on 09/11/2018
RAJA implementation
Turning towards RAJA and the refactoring of existing sequential C++ code, the same two-step process as already discussed with Kokkos is necessary: First, replace array types with RAJA::View types, and, second replace for loops with forall and move the loop bodies into lambda functions. It is the duty of the user to allocate memory for the RAJA views.
A difference to note is that RAJA does not implement defaults, e.g., for architectures, but rather forces the programmer to consider and specify all the necessary settings explicitly. On the source code level this requires branches to specialize for CPU and GPU versions.
Second, RAJA does not support functors for the parallel dispatch but only lambda functions which required to structure the code differently, compared to Kokkos.
As already discussed for the Kokkos implementation, scratch memory is needed, for which RAJA offers an implementation of shared memory on the GPU. On the CPU, we use regular views.
RAJA does not offer ready-to-use vector reductions, however, it was straight forward to implement such reductions based on views. In the following, a qualitative review on the code complexity, programmer's productivity, portability, and performance is given, summarized in table 1.
Qualitative comparison
The directive-based OpenMP and OpenACC programming models were the least intrusive when applied to the loops of the PIC routine, starting from the sequential C++ code. Kokkos and RAJA required both significant restructuring of the existing code for the parallel dispatch via functors or lambda functions. CUDA required a comparable amount of rewriting effort, in particular to map the loops onto a CUDA grid of threads and thread blocks. The overhead for OpenMP and OpenACC in terms of lines of code is the smallest, followed by Kokkos. For RAJA, the overhead is about a factor two compared to Kokkos in many places since separate code for CPU and GPU can be necessary. The CUDA version is comparable to the Kokkos code in terms of lines of code.
Concerning the programmer's productivity, it took a graduate-level C++ programmer about two months to learn and apply the Kokkos framework successfully to implement the PIC routine. RAJA, conceptually similar and tackled with having the knowledge of Kokkos, took about another month. The OpenMP and CUDA implementations were done faster due to previous experience. To develop the OpenACC code, it was necessary to do the implementation in analogy to the CUDA implementation, keeping the correspondence of OpenACC gangs and CUDA thread blocks in mind. Remarkably, Kokkos and RAJA keep their promise of basically providing a GPU version for free based on implementation work mainly done using the CPU. For completeness, we include the performance ranking in table 1 but refer to the following section 4 for details. Moreover, it should be noted that the specification of the target platform in the Kokkos Makefile via the KOKKOS ARCH variable already enables the use of correct compiler optimization flags for the respective platform, while for the other frameworks the user has to set these flags manually, a procedure which is tedious and prone to errors.
A drawback common to both frameworks, Kokkos and RAJA, is the fact that the hardware-specific code generated at compile time via C++ template meta programming is not accessible to the programmer for inspection. This limitation does not only affect Kokkos and RAJA, but is well-known to any C++ programmer who uses templates. There is no way to obtain the resulting code in the high-level C++ or C++/CUDA language, rather the programmer has to work at the level of assembly code.
Hybrid OpenMP/Kokkos
Even though performance portability frameworks enable portability of the code, they often come with a certain overhead which we have also observed in our application (cf. the following section). For this reason, we were interested in the question whether this overhead is intimately connected to the data structures or rather to the implementation. For this reason, we have modified the Kokkos code such that it uses OpenMP parallel for directives instead of the Kokkos loops but keeps the Kokkos views as array objects.
Because Kokkos does reference counting, accessing a regular view from a pure OpenMP parallel section would cause significant overhead. In particular, any operation on a view would be an atomic operation. If one wants to use a view from conventional OpenMP parallel code, the trait of the view needs to be set to Unmanaged. This is what we used for the hybrid OpenMP/Kokkos code, see e.g. the lines 13 and 136 of listing B:
13
ViewVector2DUnmanagedType view particle array unmanaged; 136 this->view i weight unmanaged = this->view i weight;
With these modifications it was possible to eliminate the overhead for Kokkos as will be reported on in the next section. We did not perform such an experiment for RAJA. However, since memory management is more transparent in RAJA, no difficulties should arise in this case.
4 Performance benchmarks
Hardware
For the performance benchmarks presented in the following we consider a single multi-core CPU socket and a single GPU. This is commonly considered a fair comparison when measuring the performance of heterogeneous codes. We used the following hardware in the scope of this work.
IvyBridge-Kepler Single node with two Intel Xeon E5-2680 v2 @2.80GHz CPUs (IvyBridge) and two NVIDIA K40m GPUs (Kepler, PCIe 3.0) [25] .
POWER8-Pascal
Single node with two IBM POWER8 processors and four NVIDIA Tesla P100 GPUs (Pascal, NVLINK) [26] .
Skylake-Volta Single node with two Intel Xeon Gold 6148 2.4GHz CPUs (Skylake) and two NVIDIA V100 GPUs (Volta, PCIe 3.0) [27] .
The IvyBridge-Kepler system was used for the majority of the development work. To obtain performance numbers on state-of-the art hardware, we turned towards running the code on the POWER8-Pascal and the Skylake-Volta systems.
Preparatory work
After porting, we performed analysis and optimization work on all codes for a comparable amount of time, hence, the numbers presented below should provide a representative relative picture of the performance one may expect from the various approaches, when starting from a sequential C++ PIC code. No specific optimizations were necessary for the various versions of the code, except for a false sharing issue encountered with the RAJA version. We first consider a single process and run 3 iterations to measure the single core performance of the PIC routine. We choose the number of particles to be 10 million on a 16 by 8 by 8 mesh (i.e. N g = 16 · 8 · 8) and use splines of degree 3 (and 2) which we keep constant for all the runs discussed in the following. With these parameters, the plain C++ code runs on a single IvyBridge core in about 7.5 seconds per iteration. The PIC routine implements the particle-to-mesh transfer for which the spline basis for the finite element description of the fields needs to be evaluated at the particle position-or integrated over the particle trajectory in the time step. This requires the localization of the particles within the mesh, which is done via modulo operations. A straight-forward optimization was to cache the modulo computations for each iteration, thereby replacing computation with memory storage and reuse. This reduced the processing time by about a factor of 2 for all the implementations.
Note that we did not change the fundamental data structure used to store the particles. We use a C++ class (struct), hence, the ensemble of particles is stored as an array of structures. Alternatively, one could consider using a structure of arrays or a mix of both, potentially improving the performance due to better vectorization. However, finding optimal particle data structures for PIC codes is still the subject of ongoing research, cf. e.g., Ref. [21] , and is beyond the scope of the present work.
False sharing mitigation
During the development work it was found that the RAJA-based code shows the worst scaling on the CPU, which is due to sub-optimal memory access, leading to false sharing of cached data between threads. The LIKWID performance tool [28] was used successfully to shed light on the cause. Running a "FALSE SHARING" analysis revealed that the OpenMP-based code has about 200 MB of last level cache (LLC) hits when using 10 cores whereas the Kokkos code only has about 10 MB. However, for the RAJA-CPU implementation, a much larger value of 18 GB was determined. This metric refers to the amount of memory the processor has to synchronize between cores via the last level cache (L3 cache), because data present in the L1 or L2 caches of one core were modified by other cores at the same time, a situation known as false sharing.
Ideally, threads on different CPU cores work on data that are far away in memory compared to the size of a cache line, which is typically 8 doubles on x86 64 platforms. Our algorithm and implementation retrieves the position, velocity and charge of a particle from a large array. It then works with local variables to compute the new state of the particle before updating the large array. With OpenMP, the local variables are defined as thread private. With Kokkos-CPU, we use the per thread scratch memory. Therefore, the memory allocated to each thread is allocated as one block.
A very early version of our RAJA-CPU code used a simple #threads × 3 View for the local variables, leading to false sharing, see listing 1. The approach taken to mitigate this situation is known as cache alignment or padding. In order to avoid threads copying neighbor values into their caches, ghost values are added between the values. Instead of having a #threads × 3 View, we allocate a #threads × 8 View where the first 3 values are used as before and the next 5 are never touched. They serve as padding to make sure the core only copies the relevant elements into its cache, and not its neighbor's vector. See the listing 2 for the modified code with padding. Padding improves the scaling significantly, however, drawbacks are higher memory requirements and transfers. The final and best solution is to create a situation similar to OpenMP and Kokkos-CPU, which allocate local variables as contiguous blocks per thread. To do so, we regrouped all the memory needed per thread in order to avoid any false sharing, as shown in listing 3. This implementation scales moderately well, as reported in the next section. 
Performance results
In this section, we provide a performance comparison of the different implementations on the Skylake CPU, and the K40m, P100, and V100 GPUs, representing state-of-the-art hardware at the time of writing (cf. Sec. 4.1 for details on the hardware). Fig. 1 shows for each implementation in terms of the wall clock time per iteration the parallel scaling on the CPU. Fig. 2 shows the performance results from runs on the GPUs for comparison.
CPU
On the CPU, the OpenACC implementation turns out to be the fastest and scales nearly ideally up to the full 20 Skylake cores with a speedup of about 19. Following closely, the next-ranked CPU code is the plain OpenMP implementation which as well does show a near-ideal parallel scaling and speedup of about 18. Overall, OpenMP is performing very similarly to OpenACC, it is only about 2.8% slower on 20 cores. † The Kokkos implementation, in comparison and averaged over the different core numbers under consideration, is about a factor of 1.21 slower than the OpenACC code which we attribute to Kokkos-internal overhead. Obviously, the performance and also the scaling of the RAJA code is the worst in the present comparison, although the per-thread memory management was already improved (cf. Sec. 4.2.1). Presumably, this could be further 20-core Skylake CPU K40m GPU P100 GPU V100 GPU Figure 2 : Plot of the times per iteration for various GPU models. We compare the performance of Kokkos, RAJA, and OpenACC to CUDA. In addition to the compute time the time necessary for one data transfer is shown. The codes were run on a NVIDIA K40m, a NVIDIA P100, and a NVIDIA V100 GPU. For direct comparison, a horizontal line indicates the best result obtained on the 20-core Intel Xeon Gold 6148 2.4GHz (Skylake) multicore CPU, cf. Fig. 1 . The times shown for the GPUs were averaged over 200 runs.
optimized, however, this would require a considerable performance tuning effort which is exactly what one wants to avoid when choosing to build the implementation based on a performance portability framework. The hybrid implementation which uses plain OpenMP directives in combination with Kokkos views shows virtually identical performance as the plain OpenMP implementation, with a parallel speedup of 19.18 on 20 cores. Hence, it is possible to optimize certain critical parts of a code in situations when the overhead from the Kokkos parallel execution is not acceptable.
GPU
Turning towards the GPUs, in addition to the compute time, we also have to consider the time for data transfers between the host and the device. In a full-fledged MPI-parallel PIC code, the operation on the particle data is embarrassingly parallel and only needs synchronization when particles are redistributed between processes due to particle sorting for reasons of data locality. Other occasions for the exchange of particle data between host and device are the initial setup or regular checkpointing. The frequency of such data transfers depends on the characteristics of a particular setup. Only the field data needs to be synchronized in each step, however, that data is almost negligibly small compared to the particle data. For our study, we therefore measure separately the compute time and the time needed for the data transfer, where we synchronized the data between host and device in each time step. The total time in a realistic scenario will usually be close to the pure compute time due to infrequent data transfers. What concerns the data transfer time, it is important to first recall that the three GPU models under consideration use different interconnects. The P100 is connected via the NVLink communication bus with a transfer rate of 20 gigatransfers (GT) per second, while the K40m and the V100 use a PCIe 3.0 bus with a transfer rate of 8 GT/s. Therefore, the transfer times are roughly 2 times smaller with NVLink, as can be clearly seen from the plot. The compute and transfer times shown in Fig. 2 were determined using the NVIDIA nvprof profiler.
We now compare the compute time for the various implementations on the three GPU models. On the oldest GPU hardware, the K40m, the rank order is given by OpenACC, CUDA, RAJA, and Kokkos. CUDA is about 67% slower than OpenACC. The RAJA runs take a factor of 2.02 and the Kokkos runs take a factor of 2.30 longer than the times measured for OpenACC. This order changes on the more recent hardware.
On the P100 GPU, the CUDA code is the fastest, followed by OpenACC (1.23), Kokkos (1.95), and RAJA, the latter being slower than CUDA by a factor of 2.18.
On the V100 GPU, again CUDA delivers the fastest result, followed by OpenACC (1.20), RAJA (2.51), and finally Kokkos which is a factor of 3.53 slower than CUDA. Note that in the OpenACC case, in particular, the transfer time is larger on the V100 (PCIe) than on the P100 (NVLink), which makes the OpenACC code overall run the fastest on the P100 GPU. Moreover, the compute time is by far the smallest on the V100 GPU for the CUDA implementation, where the data transfer takes about a factor of 2.3 longer than the computation. In comparison to the best result from the 20-core Skylake CPU, the computation is significantly faster on the V100 in all cases.
The fact that the CUDA code becomes relatively faster when going to more recent GPUs is caused by an implementation detail. Atomic updates have received significantly improved hardware support with recent GPUs. Our CUDA implementation uses atomic additions on a global array to perform the reductions, whereas our OpenACC implementation uses atomic updates on per-gang private array copies followed by a final reduction across the gangs, reducing the concurrent accesses compared to the CUDA approach and therefore showing relatively better performance on the older K40m GPU. The OpenACC per-gang solution was chosen because it demonstrated much better performance on the multicore CPU compared to a solution with a single global array, while showing rather similar performance on the GPUs.
Summary
This paper presents a performance and usability assessment of two major performance portability frameworks, Kokkos and RAJA, which are considered for the future development of a high-performance C++ implementation of a particle-in-cell approach to solve the Vlasov-Maxwell equations. We focus on the node-local part of the computation, comparing generic implementations based on Kokkos, RAJA, and OpenACC, to CPU-and GPUspecific implementations based on OpenMP and CUDA, respectively.
Usability assessment
Considering programmability and usability, Kokkos and RAJA offer rather similar concepts and levels of abstraction. Both frameworks provide generic building blocks for parallel programming, targeting CPU and accelerator platforms. Code specialization to a specific processor is done at compile time based on C++ template meta programming, and is thus hidden from the user. Regarding the features necessary for our PIC application such as vector reductions and scratch memory, Kokkos offers all of them whereas for RAJA some additional implementation work was needed.
Kokkos provides useful default values for the majority of relevant template parameters. If not specified otherwise, the code is compiled for the "fastest" architecture available, as defined by the ordering CUDA, OpenMP, pthreads, and serial. With the default parameters, the execution space (CPU or GPU) of a parallel section will automatically match the memory space (host memory or device memory) which significantly facilitates implementation and simplifies the code. Moreover, with Kokkos we managed avoiding architecture-specific preprocessor macros in the code. The Kokkos project is very well documented and the developers are supportive on GitHub, according to our experience. As a plus, a simple architecture-specification string set by the user in the Kokkos Makefile automatically enables the correct set of hardware-specific optimization flags for the compiler.
RAJA does not implement such architectural default values for the template parameters. Hence, the user has to specify the architecture-specific parameters explicitly, e.g. by employing preprocessor macros. RAJA required us to have multiple of such branches in the code for CPU and GPU compilation. While this adds some fine-grained control options, the underlying paradigm of writing a single source code for multiple architectures gets somewhat compromised.
It should be noted that both the Kokkos-GPU and RAJA-GPU codes for our PIC application were obtained "for free" in the sense that all development started out on multi-core CPUs and no GPU-specific code was ever written (except for some preprocessor branches to set template parameters in the case of RAJA), thereby confirming the idea of portability at good performance.
Performance assessment
In total, seven C++ versions of the PIC routine were developed, namely a sequential one, and parallel codes using OpenMP, OpenACC, CUDA, Kokkos, hybrid OpenMP/Kokkos, and RAJA. The performance was measured on a Skylake multicore CPU and on three NVIDIA GPUs from different hardware generations. Only limited effort was spent on optimizing each individual implementation.
On the CPU, Kokkos shows acceptable overhead compared to plain OpenMP of about 14% and scales nearly as well as plain OpenMP. Moreover, we have also demonstrated that the overhead of the Kokkos framework over a pure OpenMP implementation is not linked to the use of Kokkos views for data management. Therefore, it is possible to mitigate the performance penalty of the Kokkos framework by manually optimizing critical kernels. The results we have obtained with RAJA appear a bit inferior on the CPU since the parallel scalability is hampered by a false sharing issue that could only partially be solved. On the other hand, the performance on the GPU is comparable or even slightly better than the one of Kokkos across different GPU hardware generations. On state-of-the-art GPUs, CUDA turns out to be the fastest choice, followed by OpenACC, Kokkos and RAJA. Overall, OpenACC is very competitive on both, the CPU and the GPU, and should be kept in mind as an option for performance portability, especially with improved compiler support that is to be expected in the near future (GCC and LLVM, in addition to PGI).
In summary, both Kokkos and RAJA seem mature, usable for production codes, and keep their promise to provide performance portability across different hardware architectures.
A Numerical model
This section gives a more detailed description of the equations implemented in our case study. The basis for particle-in-cell methods are the characteristic equations associated to (1) are given by
along which the value of the distribution function remains constant over time. Particle methods represent the distribution function by a number N p of macro-particles that evolve according to the characteristic equations. The macro-particles are characterized by their position in phase space and a weight, that is particle p is represented by (x p , v p , w p ). The particle position and velocity are dynamic variables following the characteristic equations (4) and the weights are constant in time (note that time-dependent weights are also possible in advanced setups but are not discussed here). In order to compute the velocity moments of the distribution function needed to solve Maxwell's equations, a representation of the distribution function is necessary. This is usually given by
where S can either be a δ distribution or a smoothing kernel. Finally, the fields are represented on a grid and Maxwell's equations are solved by finite elements or finite differences. Multiple discretization schemes have been discussed in the literature which have similar building blocks based on solutions of the field equations and loops over the particles with field evaluations for the particle push and current or charge depositions to assemble the source terms for the Maxwell's equations. Since usually the number of particles is much larger than the number of degrees of freedom in the description of the fields, the computational complexity is dominated by the particle loop.
The motivation of our work is an efficient and portable implementation of the scheme proposed in Ref. [18] for the Vlasov-Maxwell equations. The scheme uses compatible spline finite elements as proposed by Buffa et al. [20] for the fields and a Klimontovic distribution for the particle distribution (i.e. S = δ). Basis functions of different order are used to represent the magnetic and the electric field, respectively. Let us denote by Λ 1,k i the basis functions for component k, k = 1, 2, 3, of the electric field associated with the grid point i, i = 1, . . . , N g . In the same way, we denote by Λ 2,k i the basis functions for component k, k = 1, 2, 3, of the magnetic field associated with grid point i, i = 1, . . . , N g . Then, the semi-discretized fields are represented as
with e k = e k,1 , . . . , e k,Ng ⊤ and b k = b k,1 , . . . , b k,Ng ⊤ being the dynamic variables. Given a certain degree p, the basis functions are constructed in the following way:
• Λ 1,k is constructed as a tensor product of splines of degree p − 1 in x k and of degree p along the other two dimensions,
• Λ 2,k is constructed as a tensor product of splines of degree p in x k and of degree p − 1 along the other two dimensions.
Furthermore, equation (2a) is solved in weak form and (2b) is solved in strong form. Inserting the representation of the fields and particles into the equations yields the following semi-discrete equations of motion
The dynamic variables are given by (X, V, e, b), where
Furthermore, C represents the discrete curl matrix, M j the finite element mass matrix for basis j = 1, 2, and M q is a diagonal matrix with the product of the particle weight and charge on the diagonals. The matrix
. These equations can either be solved by some implicit time-stepping scheme or by a splitting of the equations into several subsystem that are chosen in such a way that the substeps can be solved explicitly. Such an explicit time stepping scheme, called Hamiltonian splitting, has been proposed in Ref. [18] . For this study, we implement only one of the building blocks of the complete scheme that, however, contains the main features of the overall schemes. The building blocks solves the following part of the equations
by explicit integration over time as
where
The computationally most expensive part is to evaluate the integrals over the basis functions. If the velocity v 1,p (t m ) is nonzero, we can transform the integral from
The other integrals can be transformed in a similar way. Next, we apply the tensor product of one-variate splines N q (x) of degree q = p and q = p − 1 as proposed before. Then, the update of the particle velocities and the contribution of particle p to component i of the integrated current j i reads 
where we decompose the unique index i for the basis functions into a three dimensional index (i 1 , i 2 , i 3 ) reflecting the tensor product structure of the basis. Since the basis functions have compact support, we identify first in which grid cell the particle is located and then we evaluate the q + 1 basis functions (of degree q) with support on this cell. To evaluate the splines, we use their representation in piecewise polynomial form (pp-form) using Horner's algorithm at the particle position (normalized to the grid cell). For the evaluation of the integral, we evaluate the primitive basis function at the new and old position. This can either be implemented using numerical quadrature or based on the primitive function of N p−1 . We choose the latter approach and denoting the primitive of N p−1 by N , we get x1,p(tm+1) x1,p(tm)
We note that the support of a spline of degree p − 1 is p cells while the support of this integral is variable depending on how large the difference x 1,p (t m+1 ) − x 1,p (t m ) between the old and new particle position is. We note that this results in a variable loop length that makes it harder to design data structures for efficient and vectorized current deposition of this particular scheme.
B Color-coded implementation comparison of the PIC routine
The source code shown in listing 4 contains the key features necessary to implement the PIC routine for each parallel programming model under investigation. In particular the color coding is as follows: Black for common code, blue for OpenMP, brown for OpenACC, red for Kokkos, green for RAJA, purple for CUDA, and orange for hybrid OpenMP/Kokkos. Note that the listing presents a concatenation from the different source code parts for illustration purposes.
Listing 4: Color-coded key implementation features of the PIC routine for direct comparison.
1 // Class p a r t i c l e group : Basic data s t r u c t u r e saving 2 // the i n f o r m a t i o n on all p a r t i c l e s of one s p e c i e s 3 class particle group base Kokkos { 4 KOKKOS FUNCTION particle group base Kokkos(char*, long, bool); 5 // common p a r t i c l e weight 6 double c o m m o n _ w e i g h t ; 7
ViewScalarDoubleType view common weight; 8
ViewScalarDoubleType::HostMirror view common weight host; 9 10 // array s t o r i n g p o s i t i o n in phase space and weight for each of n _ p a r t i c l e s 11 double ** p a r t i c l e _ a r r a y ; 12
ViewVector2DType view particle array; // number of p a r t i c l e s in the p a r t i c l e group 57 long n_particle s ; 58 long *d n particles; 59 RajaVector1DLongType raja n particles; 60 // Next the accessor functions are defined 61 { ... } 62 } 63 64
class particle group base cuda { 65 particle group base cuda(string, long, bool); 66 // common p a r t i c l e weight 67 double c o m m o n _ w e i g h t ; 68 69 // array s t o r i n g p o s i t i o n in phase space and weight for each of n _ p a r t i c l e s 70 double ** p a r t i c l e _ a r r a y ; 71 double* d particle array; 
